• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
VLSI Design Verification: Functional Verification, Simulation, Assertions, Coverage, Debugging, and Verification Methodologies

VLSI Design Verification: Functional Verification, Simulation, Assertions, Coverage, Debugging, and Verification Methodologies

Paperback

Series: VLSI Design & Semiconductor Engineering

Technology & Engineering

ISBN13: 9798174763395
Publisher: Independently Published
Published: Sep 16 2026
Pages: 200
Weight: 0.60
Height: 0.42 Width: 6.00 Depth: 9.00
Language: English
Verification has quietly become the largest single engineering activity in modern semiconductor design, yet it is frequently taught, if it is taught at all, as a secondary topic appended to a design-focused digital systems curriculum, or learned haphazardly on the job through a patchwork of vendor documentation, internal training slides, and hard-won personal experience. This book grew out of a conviction that verification deserves to be taught as a coherent engineering discipline in its own right, with its own foundational principles, its own body of technique, and its own standards of rigor - not merely as a collection of tool-specific tips for using a particular simulator or a particular class library.

Also from

Srivastava, Saumya

Also in

Technology & Engineering