Open Daily: 10am - 10pm | Alley door pickup 10am - 7pm 3038 Hennepin Ave Minneapolis, MN
612-822-4611

  • Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
CMOS Design

CMOS Design

Singh, Shivraj

Paperback

Technology & Engineering

ISBN10: 6630009010
ISBN13: 9786630009019
Publisher: LAP Lambert Academic Publishing
Published: May 31 2026
Pages: 68
Weight: 0.23
Height: 0.16 Width: 6.00 Depth: 9.00
Language: English
Instead of using conventional counter design technologies, a decision logic circuit isneeded to generate predictable counting states. In order to attain high operating frequency a high-speed parallel counter is presented. In our work the counter operating frequency is varied by using a parallel counter architecture of transmission gate base flip flops. The operation speed is improved by reduction of the critical path delay and the low power consumption is due to a smaller number of interconnects. The counter can be used as a frequency divider circuits. Each flip flops divide the input clock frequency by two. For generation of different clock frequencies, different counter structures are designed. Reduction in number of transistors will reduce the number of interconnect. The use of transmission gate also reduces number of stray capacitances and interconnect length, which in turn reduces the interconnect delay and power dissipation. In this work the structure of counter composes of three simple CMOS logic modules.

Also from

Singh, Shivraj

View All

Also in

Technology & Engineering

View All