Open Daily: 10am - 10pm | Alley door pickup 10am - 7pm 3038 Hennepin Ave Minneapolis, MN
612-822-4611

  • Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Verilog HDL for Artificial Intelligence Hardware

Verilog HDL for Artificial Intelligence Hardware

Sahu, Anil Kumar
Sinha, Hemlata

Paperback

Technology & Engineering

ISBN10: 6630155408
ISBN13: 9786630155402
Publisher: LAP Lambert Academic Publishing
Published: Jul 3 2026
Pages: 72
Weight: 0.24
Height: 0.17 Width: 6.00 Depth: 9.00
Language: English
The rapid growth of Artificial Intelligence (AI), Artificial Neural Networks (ANNs), and Deep Neural Networks (DNNs) has created a strong demand for high-performance, low-power, and efficient hardware accelerators. Modern neural network applications involve a large number of computational operations, where the Multiply-Accumulate (MAC) unit plays a critical role in performing multiplication and accumulation processes. Since MAC operations dominate neural computations, optimizing MAC architecture directly improves the overall performance of AI accelerators. This book presents the design and FPGA implementation of a high-speed and area-efficient pipelined MAC architecture for neural network acceleration using Verilog HDL. The proposed architecture integrates a Vedic multiplier for fast parallel partial product generation and a Binary-to-Excess-1 Converter (BEC) based Square Root Carry Select Adder (SQRT-CSLA) for efficient accumulation. This work is intended for students, researchers, FPGA designers, and VLSI professionals interested in developing efficient hardware solutions for next-generation AI and deep learning applications.

Also from

Sahu, Anil Kumar

View All

Also in

Technology & Engineering

View All