• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
A VHDL Synthesis Primer, Second Edition

A VHDL Synthesis Primer, Second Edition

Paperback

Technology & Engineering

ISBN10: 0984629211
ISBN13: 9780984629213
Publisher: Createspace
Published: Dec 9 2011
Pages: 318
Weight: 1.21
Height: 0.67 Width: 7.50 Depth: 9.25
Language: English
Learn to model for synthesis using VHDL. See the details of how VHDL gets translated into logic gates in this book. Also, see how hardware elements are described in synthesizable VHDL. This book is a must primer for anyone who is beginning to learn synthesis using VHDL. A chapter on verification explains the many causes of simulation mismatches between pre and post synthesis models and how to avoid these. Modeling guidelines are also provided to help improve synthesis results.

Also in

Technology & Engineering