• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Testing Static Random Access Memories: Defects, Fault Models and Test Patterns

Testing Static Random Access Memories: Defects, Fault Models and Test Patterns

Hardcover

Series: Frontiers in Electronic Testing, Book 26

Technology & Engineering

ISBN10: 1402077521
ISBN13: 9781402077524
Publisher: Springer Nature
Published: Mar 31 2004
Pages: 221
Weight: 1.16
Height: 0.69 Width: 6.74 Depth: 9.30
Language: English
Testing Static Random Access Memories covers testing of one of the important semiconductor memories types; it addresses testing of static random access memories (SRAMs), both single-port and multi-port. It contributes to the technical acknowledge needed by those involved in memory testing, engineers and researchers. The book begins with outlining the most popular SRAMs architectures. Then, the description of realistic fault models, based on defect injection and SPICE simulation, are introduced. Thereafter, high quality and low cost test patterns, as well as test strategies for single-port, two-port and any p-port SRAMs are presented, together with some preliminary test results showing the importance of the new tests in reducing DPM level. The impact of the port restrictions (e.g., read-only ports) on the fault models, tests, and test strategies is also discussed.

1 different editions

Also available

Also in

Technology & Engineering