• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Test Resource Partitioning for System-On-A-Chip

Test Resource Partitioning for System-On-A-Chip

Hardcover

Series: Frontiers in Electronic Testing, Book 20

Medical ReferenceTechnology & Engineering

ISBN10: 1402071191
ISBN13: 9781402071195
Publisher: Springer Nature
Published: Jun 30 2002
Pages: 232
Weight: 1.17
Height: 0.81 Width: 6.43 Depth: 9.58
Language: English

Test Resource Partitioning for System-on-a-Chip is about test resource partitioning and optimization techniques for plug-and-play system-on-a-chip (SOC) test automation. Plug-and-play refers to the paradigm in which core-to-core interfaces as well as core-to-SOC logic interfaces are standardized, such that cores can be easily plugged into virtual sockets on the SOC design, and core tests can be plugged into the SOC during test without substantial effort on the part of the system integrator. The goal of the book is to position test resource partitioning in the context of SOC test automation, as well as to generate interest and motivate research on this important topic.

1 different editions

Also available

Also in

Technology & Engineering