• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
System-Level Test and Validation of Hardware/Software Systems

System-Level Test and Validation of Hardware/Software Systems

Hardcover

Series: Springer Advanced Microelectronics, Book 17

Technology & EngineeringGeneral ComputersProgramming

ISBN10: 1852338997
ISBN13: 9781852338992
Publisher: Springer Nature
Published: May 3 2005
Pages: 179
Weight: 0.90
Height: 0.60 Width: 6.30 Depth: 9.30
Language: English

New manufacturing technologies have made possible the integration of entire systems on a single chip. This new design paradigm, termed system-on-chip (SOC), together with its associated manufacturing problems, represents a real challenge for designers.

SOC is also reshaping approaches to test and validation activities. These are beginning to migrate from the traditional register-transfer or gate levels of abstraction to the system level. Until now, test and validation have not been supported by system-level design tools so designers have lacked the infrastructure to exploit all the benefits stemming from the adoption of the system level of abstraction. Research efforts are already addressing this issue.

1 different editions

Also available

Also in

Technology & Engineering