• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
System-Level Design Techniques for Energy-Efficient Embedded Systems

System-Level Design Techniques for Energy-Efficient Embedded Systems

Hardcover

Technology & Engineering

ISBN10: 1402077505
ISBN13: 9781402077500
Publisher: Springer Nature
Published: Dec 31 2003
Pages: 194
Weight: 1.14
Height: 0.55 Width: 6.28 Depth: 9.92
Language: English
System-Level Design Techniques for Energy-Efficient Embedded Systems addresses the development and validation of co-synthesis techniques that allow an effective design of embedded systems with low energy dissipation. The book provides an overview of a system-level co-design flow, illustrating through examples how system performance is influenced at various steps of the flow including allocation, mapping, and scheduling. The book places special emphasis upon system-level co-synthesis techniques for architectures that contain voltage scalable processors, which can dynamically trade off between computational performance and power consumption. Throughout the book, the introduced co-synthesis techniques, which target both single-mode systems and emerging multi-mode applications, are applied to numerous benchmarks and real-life examples including a realistic smart phone.

Also in

Technology & Engineering