• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Network-on-Chip: Architecture, Optimization, and Design Explorations

Network-on-Chip: Architecture, Optimization, and Design Explorations

Hardcover

Technology & Engineering

ISBN10: 1839681489
ISBN13: 9781839681486
Publisher: Intechopen
Published: Apr 6 2022
Pages: 110
Weight: 0.84
Height: 0.31 Width: 6.69 Depth: 9.61
Language: English
Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization, design explorations, and research directions. In addition, it discusses current and future trends that could make an impactful and meaningful contribution to the research and design of on-chip communications and NoC systems.

Also in

Technology & Engineering