• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Modeling, Analysis and Optimization of Network-On-Chip Communication Architectures

Modeling, Analysis and Optimization of Network-On-Chip Communication Architectures

Paperback

Series: Lecture Notes in Electrical Engineering, Book 184

Technology & EngineeringGeneral Computers

ISBN10: 9400798652
ISBN13: 9789400798656
Publisher: Springer Nature
Published: Apr 3 2015
Pages: 174
Weight: 0.60
Height: 0.40 Width: 6.14 Depth: 9.21
Language: English

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures.

1 different editions

Also available

Also in

Technology & Engineering