• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Logical Effort: Designing Fast CMOS Circuits

Logical Effort: Designing Fast CMOS Circuits

Paperback

Series: The Morgan Kaufmann Computer Architecture and Design

Technology & EngineeringGeneral Computers

ISBN10: 1558605576
ISBN13: 9781558605572
Publisher: Morgan Kaufmann Publishers
Published: Feb 2 1999
Pages: 256
Weight: 0.90
Height: 0.41 Width: 7.39 Depth: 9.19
Language: English

Designers of high-speed integrated circuits face a bewildering array of choices and too often spend frustrating days tweaking gates to meet speed targets. Logical Effort: Designing Fast CMOS Circuits makes high speed design easier and more methodical, providing a simple and broadly applicable method for estimating the delay resulting from factors such as topology, capacitance, and gate sizes.

The brainchild of circuit and computer graphics pioneers Ivan Sutherland and Bob Sproull, logical effort will change the way you approach design challenges. This book begins by equipping you with a sound understanding of the method's essential procedures and concepts-so you can start using it immediately. Later chapters explore the theory and finer points of the method and detail its specialized applications.

Also in

Technology & Engineering