• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Full-Chip Nanometer Routing Techniques

Full-Chip Nanometer Routing Techniques

Paperback

Series: Analog Circuits and Signal Processing

Technology & EngineeringGeneral Computers

ISBN10: 9048175623
ISBN13: 9789048175628
Publisher: Springer Nature
Published: Nov 25 2010
Pages: 102
Weight: 0.40
Height: 0.26 Width: 6.14 Depth: 9.21
Language: English

At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.

Also in

Technology & Engineering