• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Advanced Hardware Design for Error Correcting Codes

Advanced Hardware Design for Error Correcting Codes

Paperback

Technology & EngineeringGeneral Computers

ISBN10: 3319355104
ISBN13: 9783319355108
Publisher: Springer Nature
Published: Aug 23 2016
Pages: 192
Weight: 0.64
Height: 0.43 Width: 6.14 Depth: 9.21
Language: English
User Needs.- Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding.- Implementation of Polar Decoders.- Parallel architectures for Turbo Product Codes Decoding.- VLSI implementations of sphere detectors.- Stochastic Decoders for LDPC Codes.- MP-SoC/NoC architectures for error correction.- ASIP design for multi-standard channel decoders.- Hardware design of parallel interleaver architecture: a survey.

1 different editions

Also available

Also in

Technology & Engineering