• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Low Power Methodology Manual: For System-On-Chip Design

Low Power Methodology Manual: For System-On-Chip Design

Paperback

Series: Integrated Circuits and Systems

Technology & Engineering

ISBN10: 1441944184
ISBN13: 9781441944184
Publisher: Springer Nature
Published: May 26 2011
Pages: 300
Weight: 0.95
Height: 0.70 Width: 6.00 Depth: 8.80
Language: English

This book provides a practical guide for engineers doing low power System-on-Chip (SoC) designs. It covers various aspects of low power design from architectural issues and design techniques to circuit design of power gating switches. It also describes some well established techniques and then details the latest approaches to low power design. These leading edge techniques include power gating and adaptive voltage scaling. In addition to providing a theoretical basis for these techniques, the book addresses the practical issues of implementing them in today's designs with today's tools. All of the methods used have been proven in test chips jointly developed by Synopsys and ARM.

2 different editions

Also available

Also in

Technology & Engineering