• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
A Pipelined Multi-Core MIPS Machine: Hardware Implementation and Correctness Proof

A Pipelined Multi-Core MIPS Machine: Hardware Implementation and Correctness Proof

Paperback

General ComputersProgramming

ISBN10: 3319139053
ISBN13: 9783319139050
Publisher: Springer
Published: Dec 1 2014
Pages: 352
Weight: 1.12
Height: 0.75 Width: 6.14 Depth: 9.21
Language: English

This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.

The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.

Also in

Programming