Open Daily: 10am - 10pm | Alley door pickup 10am - 7pm 3038 Hennepin Ave Minneapolis, MN
612-822-4611

  • Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Evaluation of a Field Programmable Gate Array Circuit Reconfiguration System

Evaluation of a Field Programmable Gate Array Circuit Reconfiguration System

Ives, Jason L.

Paperback

Technology & EngineeringGeneral ComputersGeneral Education

ISBN10: 1249600677
ISBN13: 9781249600671
Publisher: Biblioscholar
Published: Oct 10 2012
Pages: 78
Weight: 0.27
Height: 0.16 Width: 6.14 Depth: 9.21
Language: English

This research implements a circuit reconfiguration system (CRS) to reconfigure a field programmable gate array (FPGA) in response to a faulty configurable logic block (CLB). It is assumed the location of the fault is known and the CLB is moved according to one of four replacement methods: column left, column right, row up, and row down. Partial reconfiguration of the FPGA is done through the JTAG port to produce the desired logic block movement. The time required to accomplish the reconfiguration is measured for each method in both clear and congested areas of the FPGA. The measured data indicates there is no consistently better replacement method regardless of the circuit congestion or location within the FPGA. Thus, given a specific location in the FPGA, there is no preferred replacement method that will result in the lowest reconfiguration time.

Also in

General Education

View All