• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
System Level Design from Hw/SW to Memory for Embedded Systems: 5th Ifip Tc 10 International Embedded Systems Symposium, Iess 2015, Foz Do Iguaçu, Braz

System Level Design from Hw/SW to Memory for Embedded Systems: 5th Ifip Tc 10 International Embedded Systems Symposium, Iess 2015, Foz Do Iguaçu, Braz

Hardcover

Series: IFIP Advances in Information and Communication Technology, Book 523

General ComputersNetworking

ISBN10: 3319900226
ISBN13: 9783319900223
Publisher: Springer
Published: Apr 17 2018
Pages: 231
Weight: 1.14
Height: 0.56 Width: 6.14 Depth: 9.21
Language: English

This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015.

The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.

Also in

General Computers