Open Daily: 10am - 10pm | Alley door pickup 10am - 7pm 3038 Hennepin Ave Minneapolis, MN
612-822-4611

  • Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
RISC Microprocessors, History and Overview

RISC Microprocessors, History and Overview

Stakem, Patrick H.

Paperback

Series: Computer Architecture, Book 3

General Computers

ISBN10: 1726803600
ISBN13: 9781726803601
Publisher: Independently Published
Published: Oct 7 2018
Pages: 94
Weight: 0.33
Height: 0.23 Width: 5.98 Depth: 9.02
Language: English
This book discusses the Reduced Instruction Set Computer architecture, a technique to streamline instruction execution. Sometimes, RISC is said to stand for Relegate Important Stuff to the Compiler, since the compilation process is done offline, and then the code is run. The time penalty paid at compile time is paid back by faster code execution. RISC machines place more burdens on their compilers. The alternative to RISC is CISC - Complex Instruction Set Computer. An example would be the legacy Intel x86, IA-32 instruction set. RISC involves a series of architectural features to enhance the throughput of operations. RISC has become a mainstream architectural feature in modern processors.

Also in

General Computers

View All