• Open Daily: 10am - 10pm
    Alley-side Pickup: 10am - 7pm

    3038 Hennepin Ave Minneapolis, MN
    612-822-4611

Open Daily: 10am - 10pm | Alley-side Pickup: 10am - 7pm
3038 Hennepin Ave Minneapolis, MN
612-822-4611
Circuit-Technology Co-Optimization of Sram Design in Advanced CMOS Nodes

Circuit-Technology Co-Optimization of Sram Design in Advanced CMOS Nodes

Hardcover

Technology & EngineeringGeneral Computers

ISBN10: 3031761081
ISBN13: 9783031761089
Publisher: Springer
Published: Dec 21 2024
Pages: 288
Weight: 1.34
Height: 0.75 Width: 6.14 Depth: 9.21
Language: English

Modern computing engines--CPUs, GPUs, and NPUs--require extensive SRAM for cache designs, driven by the increasing demand for higher density, performance, and energy efficiency. This book delves into two primary areas within ultra-scaled technology nodes: (1) advancing SRAM bitcell scaling and (2) exploring innovative subarray designs to enhance power-performance-area (PPA) metrics across technology nodes.

Also in

General Computers